

H1J120Q060



Silicon Carbide Power MOSFET

N-CHANNEL ENHANCEMENT MODE
With JMOS Technology

TO-247-4L

Inner Circuit

Product Summary



V_{DS}	1200V
I_D(@25°C)	41A
R_{DS(on)}	60mΩ



Features

- ◆ Low On-Resistance
- ◆ Low Capacitance
- ◆ Avalanche Ruggedness
- ◆ Halogen Free, RoHS Compliant

Applications

- ◆ SMPS / UPS / PFC
- ◆ EV Charging station & Motor Drives

Benefits

- ◆ Higher System Efficiency
- ◆ Parallel Device Convenience
- ◆ High Temperature Application
- ◆ High Frequency Operation
- ◆ Power Inverters & DC/DC Converters
- ◆ Solar/ Wind Renewable Energy

Maximum Ratings (T_c=25°C)

Parameter	Symbol	Test Conditions	Value	Unit
Drain – Source Voltage	V _{DS, max}	V _{GS} =0V, I _{DS} =100μA	1200	V
Continuous Drain Current	I _D	V _{GS} =20V, T _C =25°C	41	A
		V _{GS} =20V, T _C =110°C	25	
Pulse Drain Current	I _{D, pulse}	t _{PW} limitation per Fig.16	138	
Avalanche energy, Single Pulse	E _{AS}	V _{DD} =100V, I _D =10A	1250	mJ
Power Dissipation	P _D	T _C =25°C	208	W
Recommend Gate Source Voltage	V _{GS, op}		-5/+20	V
Maximum Gate Source Voltage	V _{GS, max}		-10/+25	
Junction & Storage Temperature	T _j , T _{stg}		-55/+150	°C
Soldering Temperature	T _L		260	



Electrical Characteristics (T_j=25°C)

Parameter	Symbol	Test Conditions	Min.	Typ.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _{DS} =100μA	1200			V
Gate Threshold Voltage	V _{GS(th)}	V _{DS} =10V, I _{DS} =10mA		2.4		V
Zero Gate Voltage Drain Current	I _{DSS}	V _{DS} =1200V, V _{GS} =0V		<1	50	μA
		V _{DS} =1200V, V _{GS} =0V T _j =150°C		5	200	
Gate-Source Leakage Current	I _{GSS}	V _{GS} =20V, V _{DS} =0V			250	nA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} =20V, I _{DS} =20A		60	80	mΩ
		V _{GS} =20V, I _{DS} =20A, T _j =150°C		95		
Input Capacitance	C _{iss}	V _{GS} =0V, V _{DS} =800V f=1MHz, V _{AC} =25mV		1900		pF
Output Capacitance	C _{oss}			102		
Reverse Transfer Capacitance	C _{rss}			23		
Effective Output Capacitance, Energy Related	C _{o(er)}	V _{GS} =0V, V _{DS} =0 to 800V		123		
Effective Output Capacitance, Time Related	C _{o(tr)}	I _D =const., V _{GS} =0V, V _{DS} =0 to 800V		164		
Turn On Delay Time	t _{d(on)}	V _{DS} =800V, V _{GS} =-4/+20V, I _D =20A, R _L =40Ω, R _{G(ext)} = 2.7 Ω		25		ns
Rise Time	t _r			24		
Turn Off Delay Time	t _{d(off)}			20		
Fall Time	t _f			9		
C _{oss} Stored Energy	E _{oss}	V _{GS} =0V, V _{DS} =800V f=1MHz, V _{AC} =25mV		52*		μJ
Turn-on Switching Energy	E _{on}	V _{DS} =800V, V _{GS} =0/20V, I _D =20A, R _{G(ext)} = 2.7 Ω		114*		
Turn-off Switching Energy	E _{off}			155*		
Internal Gate Resistance	R _{G(int.)}	f=1MHz, V _{AC} =25mV		4		Ω

*Base on the results of calculation, note that the energy loss caused by the reverse recovery of FWD is not included in E_{on}.

Built-in SiC Diode Characteristics (T_j=25°C)

Parameter	Symbol	Test Conditions	Typ.	Unit
Inverse Diode Forward Voltage	V _{SD}	V _{GS} =-5V, I _{SD} =10A	3.0	V
Continuous Diode Forward Current	I _S	V _{GS} =-5V, T _C =25°C	27	A
Reverse Recovery Time	t _{rr}	V _{GS} =0V, I _{SD} =20A, V _{DS} =400V, di/dt=300A/μs	59	ns
Reverse Recovery Charge	Q _{rr}		84	nC
Peak Reverse Recovery Current	I _{rrm}		2.98	A



Gate Charge Characteristics ($T_j=25^\circ\text{C}$)

Parameter	Symbol	Test Conditions	Value	Unit
Gate to Source Charge	Q_{GS}	$V_{DS}=800\text{V}$, $V_{GS}=-5/+20\text{V}$, $I_D=20\text{A}$	31	nC
Gate to Drain Charge	Q_{GD}		56	
Total Gate Charge	Q_G		128	
Gate plateau voltage	V_{pl}		7.7	V

Thermal Resistance

Parameter	Symbol	Value	Unit
Thermal Resistance, Junction to Case	$R_{\theta,JC}$	0.6	K/W

Typical Device Performance




Fig. 1 Forward Output Characteristics at $T_j = 25^\circ\text{C}$




Fig. 2 Forward Output Characteristics at $T_j = 150^\circ\text{C}$




Fig. 3 On-Resistance vs. Drain Current for Various T_j




Fig. 4 Transfer Characteristics for Various T_j



Typical Device Performance




Fig. 5 On-Resistance vs. Gate Voltage for Various T_j




Fig. 6 Normalized On-Resistance vs. Temperature




Fig. 7 Reverse Output Characteristics at $T_j = 25^\circ\text{C}$




Fig. 8 Reverse Output Characteristics at $T_j = 150^\circ\text{C}$




Fig. 9 Capacitances vs. Drain to Source Voltage (0 - 200V)




Fig. 10 Capacitances vs. Drain to Source Voltage (0 - 1000V)



Typical Device Performance




Fig. 11 Threshold Voltage vs. Temperature




Fig. 12 Output Capacitor Stored Energy*




Fig. 13 Maximum Power Dissipation Derating vs. Case Temperature




Fig. 14 Drain Current Derating vs. Case Temperature




Fig. 15 Transient Junction to Case Thermal Impedance




Fig. 16 Safe Operating Area

Typical Device Performance




Fig. 17 Gate Charge Characteristics




Fig. 18 Clamped Inductive Switching Energy vs. Drain Current ($V_{DD}=800V$)*




Fig. 19 Clamped Inductive Switching Energy vs. Drain Current ($V_{DD}=600V$)*






Fig. 20 Clamped Inductive Switching Energy vs. External Gate Resistor ($R_{G(ext.)}$)*

*Base on the results of calculation, note that the energy loss caused by the reverse recovery of FWD is not included in E_{on} .

Recommended Solder Pad Layout (TO-247-4L)



Mechanical Parameters



Symbol	mm		
	Min.	Typ.	Max.
A	4.83	5.02	5.21
A1	2.29	2.41	2.54
A2	1.91	2.00	2.16
b'	1.07	1.20	1.28
b	1.07	1.20	1.33
b1	2.39	2.67	2.94
b2	2.39	2.67	2.84
b3	1.07	1.30	1.60
b4	1.07	1.30	1.50
b5	2.39	2.53	2.69
b6	2.39	2.53	2.64
c	0.55	0.60	0.68
c1	0.55	0.60	0.65
D	23.30	23.45	23.60
D1	16.25	16.55	17.65
D2	0.95	1.19	1.25
E	15.75	15.94	16.13
E1	13.10	14.02	14.15
E2	3.68	4.40	5.10
E3	1.00	1.45	1.90
E4	12.38	13.26	13.43
e	2.54 BSC		
e1	5.08 BSC		
L	17.31	17.57	17.82
L1	3.97	4.19	4.37
L2	2.35	2.50	2.65
ϕP	3.51	3.61	3.65
$\phi P1$	7.19 REF.		
Q	5.49	5.79	6.00
S	6.04	6.17	6.30

*The information provided herein is subject to change without notice.